[]` ]`==`/2

[Home] [Identification] [Programming] [Sitemap]

JavaScript Tree Menu

Freescale 68302 Microcontrollers

 
Processor Core MC68000/MC68008 Microprocessor Core
  • Supports 8-bit or 16-bit M68000 System
  • Can be disbled to use with an external processor
  • FPU External
    Data Bus Width 16-bit
    Addressable Memory 16 MB (24-bit)

    System Integration Block

  • Independent Direct Memory Access (IDMA) Controller with Three Handshake
    Signals:
        — DREQ
        — DACK
        —DONE
  • Interrupt Controller with Two Modes of Operation
  • Parallel Input/Output (I/O) Ports, Some with Interrupt Capability
  • On-Chip 1152-Byte Dual-Port RAM
  • Three Timers Including a Watchdog Timer
  • Four Programmable Chip-Select Lines with Wait-State Generator Logic
  • Programmable Address Mapping of the Dual-Port RAM and IMP Registers
  • On-Chip Clock Generator with Output Signal
  • System Control
        — Bus Arbitration Logic with Low-Interrupt Latency Support
        — System Status and Control Logic
        — Disable CPU Logic (M68000)
        — Hardware Watchdog
        — Low-Power (Standby) Modes
        — Freeze Control for Debugging
        — DRAM Refresh Controller
  • Communications Processor
  • Main Controller (RISC Processor)
  • Three Independent Full-Duplex Serial Communications Controllers (SCCs)
  • Supporting Various Protocols:
        — High-Level/Synchronous Data Link Control (HDLC/SDLC)
        — Universal Asynchronous Receiver Transmitter (UART)
        — Binary Synchronous Communication (BISYNC)
        — Synchronous/Asynchronous Digital Data Communications Message Protocol (DDCMP)
        — Transparent Modes
    V.110 Rate Adaption
  • Six Serial DMA Channels for the Three SCCs
  • Flexible Physical Interface Accessible by SCCs Including:
        — Motorola Interchip Digital Link (IDL)
        — General Circuit Interface (GCI, also known as IOM3-2)
        — Pulse Code Modulation (PCM) Highway Interface
        — Nonmultiplexed Serial Interface (NMSI) Implementing Standard Modem Signals
  • SCP for Synchronous Communication
  • Two Serial Management Controllers (SMCs) To Support IDL and GCI Auxiliary
    Channels
  •  

    MC68302AG

    Package
    Vcc
    TA
    144—pin LQFP
    5V
    0°C - +70°C

    Core Speed

    Mask Revision

    16.67MHz

    1F26E

    MC68302AG16C
    Core Speed
    Vcc
    16.67MHz
    3.3V
    MC68302AG16VC
    Core Speed 20MHz MC68302AG20C
    Core Speed 20MHz MC68302AG20CB1
    Core Speed 25MHz MC68302AG25C
    Core Speed

    Mask Revision

    25MHz

    1F26E

    MC68302AG33C

    MC68302CAGxxV

    Package
    Vcc
    TA
    144—pin LQFP
    3.3V
    -40°C - +85°C
    Core Speed 16.67MHz MC68302CAG16VC
    Core Speed 16.67MHz MC68302CAG16VCR2

    MC68302CEH

    Package
    Vcc
    TA
    132—pin PQFP
    5V
    -40°C - +85°C
    Core Speed 16.67MHz MC68302CEH16C
    Core Speed 20MHz MC68302CEH20C

    MC68302EH

    Package
    Vcc
    TA
    132—pin PQFP
    5V
    0°C - +70°C
    Core Speed 16.67MHz MC68302EH16C
    Core Speed 16.67MHz MC68302EH16CB1
    Core Speed 16.67MHz MC68302EH16CR2
    Core Speed 20MHz MC68302EH20C
    Core Speed 20MHz MC68302EH20CB1
    Core Speed 20MHz MC68302EH20CR2
    Core Speed 25MHz MC68302EH25C
    Core Speed 25MHz MC68302EH25CB1
    Core Speed 25MHz MC68302EH25CR2
     

    MC68LC302CAF

    Package
    Vcc
    TA
    100—pin LQFP
    5V
    -40°C - +85°C

    Core Speed

    Mask Revision

    20MHz

    2J29A

    MC68LC302CAF20CT