[Home] [Identification] [Programming] [Sitemap]

JavaScript Tree Menu

ST 6x86 Processors

 

ST6x86

Package
Level 1 Cache

TCASE
296-pin Staggered PGA w/ Integrated Heatspreader
256 bytes primary code (Branch Prediction) cache
16-KByte unified write-back cache
0°C - +70°C
Core Speed
Bus Speed
Vcc
80MHz
40MHz
???
ST6x86P90+
Core Speed
Bus Speed
Vcc
80MHz
40MHz
???
ST6x86P100+
Core Speed
Bus Speed
Vcc
100MHz
50MHz
3.30V (3.15/3.60)
ST6x86P120+
3.3V - 100MHz
Core Speed
Bus Speed
Vcc
100MHz
50MHz
3.52V (3.15/3.70)
ST6x86P120+
3.52V - 100MHz
Core Speed
Bus Speed
Vcc
110MHz
55MHz
3.30V (3.15/3.60)
ST6x86P133+
3.3V - 110MHz
Core Speed
Bus Speed
Vcc
110MHz
55MHz
3.52V (3.15/3.70)
ST6x86P133+
3.52V - 110MHz
Core Speed
Bus Speed
Vcc
120MHz
60MHz
3.30V (3.15/3.60)
ST6x86P150+
3.3V - 120MHz

Core Speed
Bus Speed
Vcc

CPUID
DIR0
DIR1
Stepping

120MHz
60MHz
3.52V (3.15/3.70)

0520
31
17
2.7/3.7

ST6x86P150+
3.52V - 120MHz

Core Speed
Bus Speed
Vcc

133MHz
66MHz
3.52V (3.15/3.70)

ST6x86P166+ ("It's ST" logo)
3.52V - 133MHz

Core Speed
Bus Speed
Vcc

Notes:

133MHz
66MHz
3.52V (3.15/3.70)

Dead

ST6x86P166+
3.52V - 133MHz
Core Speed
Bus Speed
Vcc

CPUID
DIR0
DIR1
Stepping

133MHz
66MHz
3.52V (3.15/3.70)

0520
31
17
2.7/3.7

ST6x86P166+
3.52V - 133MHz

Core Speed
Bus Speed
Vcc

133MHz
66MHz
3.52V (3.15/3.70)

ST6x86P166+
3.52V - 133MHz

White print

Core Speed
Bus Speed
Vcc
150MHz
75MHz ???
3.52V (3.15/3.70)
ST6x86P200+GP
3.52V - 150MHz